contact us
Leave Your Message

Designing Solder Mask Opening Compensation to Offset Exposure-Development Dimensional Deviation

2025-04-23

Solder Mask Opening Compensation.png

1. Sources of Dimensional Deviation

  • Exposure tool accuracy: OptICal distortion (±5μm) and alignment errors.

  • Photoresist properties: Shrinkage (0.1–0.3%) and swelling during development.

  • Development process: Temperature (±1°C) and pressure (±0.1 bar) variations.

  • Solder mask flow: Thickness non-uniformity (CV>5%) causing edge retraction (±3–8μm).

2. Compensation Design Methodology

2.1 Experimental Modeling
  • DOE (Design of Experiments): Analyze key factors (line width, spacing, ink thickness).
    Example:

    Design (μm) Exposure (mJ/cm²) Develop (s) Actual (μm) Deviation (μm)
    100 120 60 103 +3
    100 150 60 98 -2
  • Regression analysis: Derive compensation formula, e.g.,
    �comp=�design−(0.15×InkThickness+0.05×DevelopTime).

2.2 Zone-Specific Compensation
  • Center-edge compensation: Add 2–3μm to edge openings due to thermal gradient.

  • Dense area compensation: Use nonlinear models (e.g., quadratic) for pitches <100μm.

2.3 Dynamic Adjustment
  • Real-time feedback: AOI + PID control for adaptive compensation.

  • Compensation mapping: Historical data-driven per-pixel adjustment.

3. Key Parameters & Validation

  • Compensation range: ±5μm (based on Cpk≥1.33).

  • Validation steps:

    1. Test patterns: Include stepwise line widths (50–200μm) and grids.

    2. Process: Standard LDI exposure (150mJ/cm²) + Na₂CO₃ development (1%).

    3. Metrology: Laser confocal microscopy (±0.1μm) or 3D-AOI.

    4. Model calibration: Iterate until deviation <±2μm (6σ).

4. Process Control

  • Photoresist selection: Low-shrinkage materials (e.g., TMMF S2030, <0.1%).

  • Development optimization:

    • Temperature: 30±0.5°C

    • Spray angle: 30°, coverage ≥120%

  • Curing profile: Stepwise heating (80°C→150°C→180°C) to minimize stress.

5. Case Studies & Results

  • Case 1: High-frequency PCB (75μm line)

    • Compensation: Design=73μm (-2μm)

    • Result: 74.8±0.5μm, Cpk=2.0

  • Case 2: HDI blind via (50μm opening)

    • Dynamic compensation: Adjusted by real-time conductivity (±1μm)

    • Result: Yield increased from 92% to 98%